Features: Provides low-cost, high-efficiency, flexible Xilinx and Altera FPGA digital logic circuit design environment Uses hardware description language (HDL), circuit graphic, status flow to edit, group series of data and program to complete digital logic circuit design FPGA I/O pin can be willfully setup to complete complex circuit design, simulation and evaluation in minutes Provides PLCC slot to program in EPROM and direct download to FPGA when powered-on Uses print port to download data LED indicates 3.3V, 2.5V power and data download completed Reset key to clear data without the hassle of restart computer Provides two oscillators Hardware: Chipset: Altera ACEX1K EP1K100 (1)Provides 100,000 gate layout (2)Maximum of 49,152 bits memory (3)147 I/O pin (4)PQFP Package 208 pin chip EPROM: ALTERA EPC2LC20 Oscillator: 10MHz, 40MHz Power: Input DC5V, Output DC3.3V and DC2.5V All chipset IO pin can willfully control exterior circuit Parts: ALTERA ACEX EP1K100 (with EPC2) JTAG Download Cable DC5V Power Supply
Features: Provides low-cost, high-efficiency, flexible Xilinx and Altera FPGA digital logic circuit design environment Uses hardware description language (HDL), circuit graphic, status flow to edit,
Features Designed as a fast, high efficient, cost-effective tool to learn XILINX and ALTERA FPGA environments C Use hardware description language Bcircuits and status drawing to program digital circ
Features Designed as a fast, high efficient, cost-effective tool to learn XILINX and ALTERA FPGA environments C Use hardware description language Bcircuits and status drawing to program digital circ
Features Designed as a fast, high efficient, cost-effective tool to learn XILINX and ALTERA FPGA environments C Use hardware description language Bcircuits and status drawing to program digital circ
Features: Provides low-cost, high-efficiency, flexible digital logic circuit evaluation environment Uses graphic Schmetic, finitude status machine (FSM) and hardware description language (HDL) to de
Features: Provides low-cost, high-efficiency, flexible digital logic circuit evaluation environment Uses graphic Schmetic, finitude status machine (FSM) and hardware description language (HDL) to de
Features: Provides low-cost, high-efficiency, flexible digital logic circuit evaluation environment Uses graphic Schmetic, finitude status machine (FSM) and hardware description language (HDL) to de
Features: Provides low-cost, high-efficiency, flexible Xilinx and Altera FPGA digital logic circuit design environment Uses hardware description language (HDL), circuit graphic, status flow to edit,
Features: Provides low-cost, high-efficiency, flexible Xilinx and Altera FPGA digital logic circuit design environment Uses hardware description language (HDL), circuit graphic, status flow to edit,
help
Add to favorite
Favorite products
